Latest Space News
Fri, 23 Mar 2018 10:23:23 +0000
Seeking to double the number of launches it can conduct annually, Japan will add a second launch pad to the Tanegashima spaceport to support its next-generation H3 rocket.
Thu, 22 Mar 2018 21:34:25 +0000
The House Science Committee favorably reported bills March 22 that would recognize a NASA center as a center of excellence in rocket propulsion and would resolve a commercial space regulatory issue.
Thu, 22 Mar 2018 18:39:52 +0000
The 2018 defense appropriation may be the one and only chance for Congress to add $600 million for two new satellites given how large of an increase the Pentagon is getting — $61 billion more than last year’s funding.
Thu, 22 Mar 2018 17:28:33 +0000
Spanish startup Zero 2 Infinity will use a 3D-printed combustions chamber for the engines it is developing to power its Bloostar balloon-assisted orbital rocket.
Thu, 22 Mar 2018 17:09:09 +0000
A final fiscal year 2018 omnibus spending bill released March 21 fully funds two key weather satellite programs at NOAA while increasing funding for future weather satellites and space weather efforts.
Thu, 22 Mar 2018 07:00:22 +0000
A final fiscal year 2018 spending bill released by House and Senate appropriators March 21 would give NASA more than $20.7 billion, far above the administration’s original request.
Wed, 21 Mar 2018 22:31:04 +0000
The Air Force's share of the Defense Department's $12.5 billion national security space budget is $11.4 billion.
Wed, 21 Mar 2018 22:03:48 +0000
A Belgian court reversed approval for Inmarsat’s European Aviation Network in the country after fleet operator Viasat challenged the legality of its authorization.
Wed, 21 Mar 2018 19:55:11 +0000
The European Space Agency is revising its e.Deorbit program to look for synergies between the mission and satellite servicing vehicles.
Wed, 21 Mar 2018 19:32:51 +0000
Congress expects to receive from Hyten in June a “warfighting concept of operations” for space. One of the topics will be how to prepare the military for space operations.
Wed, 21 Mar 2018 16:06:41 +0000
Relativity, the startup company developing small launch vehicles using additive manufacturing technologies, announced March 21 an agreement with NASA’s Stennis Space Center to take over one of its test stands.
Wed, 21 Mar 2018 13:20:38 +0000
President Trump's riff on creating a military space force captured the public’s imagination, spawning memes and jokes about starship ninjas gearing up to fight the nation’s wars in space.
Wed, 21 Mar 2018 11:05:37 +0000
The Japanese government, working with private ventures, announced plans March 20 to establish a nearly billion-dollar fund to support the development of space startups in the country.
Wed, 21 Mar 2018 01:24:13 +0000
An Alaskan spaceport will host the first launch of a rocket developed by a stealthy startup company as soon as next week, spaceport officials confirmed March 20.
Tue, 20 Mar 2018 20:40:50 +0000
A decision on a new launch date for NASA’s James Webb Space Telescope, and announcement of any potential breach of its $8 billion cost cap, could come next week, an agency official said March 20.
Tue, 20 Mar 2018 18:20:11 +0000
A letter signed by more than 60 House members calls on the Senate to advance the stalled nomination of fellow congressman Jim Bridenstine to be NASA administrator.
Tue, 20 Mar 2018 17:29:38 +0000
Citing recent reforms that provide more time to orbit a new satellite constellation, satellite broadband-startup OneWeb asked U.S. telecom regulators to nearly triple the size of its authorized low-Earth-orbit constellation.
Tue, 20 Mar 2018 10:53:36 +0000
Citing progress in producing plutonium-238, NASA will allow scientists proposing missions for an upcoming planetary science competition to use nuclear power sources.
Tue, 20 Mar 2018 04:30:11 +0000
Seeking to return a borrowed satellite as soon as possible, Israeli fleet operator Spacecom is very close to purchasing a new satellite dubbed Amos-8, a company official said March 14.
Mon, 19 Mar 2018 17:49:42 +0000
For the space-based infrared SBIRS satellites 5 and 6, the Air Force says the per-unit cost went down 12 percent — from $1.9 billion to $1.6 billion.
More space news...
18499 cvs - 1028 jobs


  • HOME

  • HOME
  • CV: Sr. ASIC/DSP Design Engineer, Technical Lead

    Printer Friendly

    << BACK

    Personal information
    Contact information
    Candidate Profile
     Date Submitted:24-07-2013
     Last Modified:24-07-2013 (12:10)
    Job information
     Current job:Sr. ASIC/DSP Design Engineer, Technical Lead
     Employment Term:Permanent
     Job location:Own country
     Date available:within 2 months


    Highly motivated professional with more than 15 years of hardware engineering experience in telecom, semiconductor, aerospace and test&measurement industry.

    Executed projects range from mixed-signal ASIC design, FPGA design of real-time spectrum analysis and frequency mask triggering systems, ASIC and FPGA design of high-end GPS/Galileo/Glonass baseband receivers, ASIC prototyping by means of FPGAs for several ASICs used in Voice over IP applications, board and FPGA design for high volume, low cost modems and high-speed board design for high-end ATM based switching systems. Proven track record of successfully taking designs from architecture phase up to manufacturing release.

    Flexible and versatile engineer with excellent team building skills and talent for quickly mastering new technologies. Eager to learn. Self starter who can work with minimal supervision. 


    • Matlab/Simulink /System Generator/C++ modeling of DSP algorithms and systems.
    • ASIC/FPGA specification, architecture, design and simulation in Verilog/VHDL.
    • ASIC prototyping and verification.
    • RTL Synthesis + Simulation + Static Timing Analysis: Synplify Pro and Certify (Synplicity), Modelsim (Mentor Graphics), Design Compiler, Prime Time (Synopsys).
    • Place and Route: Xilinx, Altera.
    • Board design (component selection, schematic entry, signal integrity, coordination of PCB layout, EMI/EMC, ESD, safety, test, follow-up manufacturing).
    • Pre and post layout signal integrity simulations by means of IBIS models.
    • Testing and debugging (oscilloscope, logic analyzer, pattern generator, BERT, …).


    Confidential (Belgium)   (Mar 2007 – Present)

    Sr. ASIC/DSP Design Engineer, Technical Lead

    As technical lead of a team working on a breakthrough high-performance A/D converter ASIC, responsible for:

    • Complete development cycle of the digital part (specification, design and modeling of digital corrections for analog impairments, bit true and cycle accurate C++ simulations, verification test plan and follow-up, prototyping on Xilinx platform, validation of silicon in system context).
    • Coordination of the technical design aspects and maintaining daily communication with the team in California that worked on the analog part of the ASIC.
    • Coaching of other team members and follow-up on contractors (VHDL coding, synthesis, verification).

    The tape-out was a big success and the ASIC is now a key component in Agilent's future spectrum analyzers. Promoted to Expert.

    The validation platform of the A/D converter was re-used to develop a complete real-time spectrum analysis and frequency mask triggering system for detecting and capturing transient signals with high probability of intercept. This involved:

    • Investigating customer requirements and defining an architecture which enables significant differentiation from competitors on the long term.
    • Specification, modeling in Simulink/System Generator, micro-architecture, design, simulation and testing.

    Part of the work was reported about in the European FP7 projects Samurai and Qosmos and were rated excellent at the review.


    Septentrio Satellite Navigation (Leuven, Belgium)   (Feb 2004 – Feb 2007)

    ASIC/FPGA Design Engineer

    Responsible for specification and design of a new architecture for a high-end, multi-frequency GNSS receiver ASIC.

    • Designed and simulated in VHDL multiple blocks (digital front-end with FIR filters, P/Y channel with adaptive semi-codeless controller, fast acquisition unit based on matched filter and FFT, …).
    • Prototyped a reduced channel GPS receiver in Xilinx Virtex II Pro (XC2VP40) and Virtex4 (XC4VLX40).
    • Integrated Xilinx’s MicroBlaze embedded processor with its peripherals (UART, interrupt controler,…) for test purposes and wrote C code for test applications for the embedded processor.

    The ASIC was first time right and is since then the core component of the AsteRx products.

    Responsible for the design of a new compact, low power architecture for a single frequency GPS/Galileo receiver targeted for lower cost in Xilinx Spartan3 (XC3S1000).


    Contracting and college (University of California Santa Cruz Extension)   (Sep 2002 –  Jan 2004)

    GlobespanVirata / iCompression (Santa Clara, California)  (Jan 2001 – Aug 2002)

    Hardware Engineer

    Responsible for ASIC prototyping for several ASICs used in VoIP applications.

    • Partitioned large complex designs among multiple FPGAs (one board had 8 Xilinx Virtex-II XC2V6000) and wrote Verilog code to support the integration and partitioning.
    • Performed synthesis, place and route, floorplanning and static timing analysis.
    • Debugged the ASIC code mapped in multiple FPGAs, in the lab with logic analyzer and oscilloscope.

    The prototyping allowed the ASIC designers to find problems in the chip, not encountered earlier during simulation, and saved over $500k for each tape-out iteration. Also, it created a platform for the DSP group to debug their software before the ASIC was available.


    Datax (Antwerp, Belgium)   (Jan 2000 – Dec 2000)

    Hardware Development Engineer

    Responsible for the entire development of the 2MCNV product, which provides an interface conversion between E1/T1 and X21, V35 or Ethernet.  This included:

    • Writing user requirements specification.
    • Feasibility study (board functionality, variants, physical constraints), power budget and cost analysis.
    • Evaluation of all required components and integrated circuits (analog and digital).
    • Design and simulation in VHDL (interface conversion, test loop handling,…), implemented in Altera’s MAX3000 series to achieve low cost at high volume.
    • Schematic capture, coordination of board layout and mechanical design.
    • Debug and test prototypes (EMI/EMC, ESD and compliancy tests), follow-up manufacturing.


    Alcatel (Antwerp, Belgium)   (Aug 1996 - Dec 1999)

    Hardware Design Engineer                                                                                                                                                   

    Designed high-speed ABCE board, which converts traffic from the broadband switch into ATM cells and extracts CBR traffic (composed of multiple E0, E1 connections), which is packed in a format suitable for narrow band. This included:

    • Feasibility study (board functionality, thermal behavior, floorplanning).
    • Writing design specification.
    • Schematic capture and follow-up board layout process.
    • Responsible for in-depth analysis of signal integrity by means of simulations and modeling (IBIS).
    • Debug and test prototypes.

    Participated in the architecture phase (feasibility study, processor evaluation,…) of high-speed ALK board, which terminates ATM cells and converts traffic towards the broadband switch. 


    Telkon (Antwerp, Belgium)   (Aug 1995 – Jun 1996)

    Internship + Final Thesis

    Developed and simulated a 16 QAM modem. This included the design of multiple digital filters using Matlab, and the development and implementation of several algorithms in C/C++.



    VLSI design engineering,University of California Santa Cruz Extension, USA. (2002-2003)

    Postgraduate degree in Telecommunications, IMEC Belgium (1997-1999)

    M.S. in Electrical Engineering, KIHO Belgium (1993-1996)


    Additional Training:

    Signal Processing with Simulink, Cambridge  (Dec 2011)               

    Comprehensive C++ (Doulos)  (Mar 2008)

    GPS Operation for Engineers & Technical Professionals (course 356)  (May 2005)

    EMC/EMI, TU Delft (Nov 1997)



    Dutch: Mother tongue

    English: Excellent knowledge

    German: Intermediate knowledge

    French: Basic knowledge



    Available upon request.

    Registering is the only way of posting vacancies and obtaining contact details of candidates in our CV database.

    All it takes is a few minutes and a credit card (Visa or American Express). To sign-up to this service, simply click on the Register link and fill in the form. You will then have instant access to our system after on-line payment where you will be able to complete the transaction in either US Dollars, UK Pounds or Euros.

    All online credit/debit card transitions are handled through our secure third party payment processors at WorldPay. Worldpay are part of The Royal Bank of Scotland Group, the 5th biggest banking group in the world, WorldPay payment solutions are trusted by thousands of businesses, big and small worldwide. 

    Pricing starts at €450 (approx £400 or US$500 - use the convert tool for an exact conversion) for one month unlimited job postings and unlimited CV database access (for one user), with package discounts available if you have more permanent recruiting needs. For example, a Gold subscription will give you unlimited jobs posting and unlimited CV database access for one year at just over €250 per month!


    2018 Pricing Structure (excluding VAT):

    1 month - Discovery 450 euros convert
    3 months - Bronze 1150 euros convert
    6 months - Silver 1950 euros convert
    12 months - Gold 3200 euros convert


    If online payment is not convenient, give us a call at +33(0)562211007 or send us an email at We will set up an account for you and invoice you. Note that you can also pay through PayPal.

    Please note that the posting of academic positions is free of charge. All you need to do is email us your job description and we will post it for you.



    Spacelinks is based in France so the following European Union regulations regarding electronic commerce apply:
    - if your business is located outside the EU, VAT does not apply to you
    - if your business is located in France, you will be charged a 20% VAT
    - if your business is located in the EU and you don't have a valid VAT registration number, you will be charged a 20% VAT
    - if your business is located in the EU and you do have a valid VAT registration number, you won't be charged VAT provided you give us your VAT number (mandatory for invoicing)



    For sales enquiries and general information, you can call us on +33(0)562211007.
    Support is available Mon-Fri on +33(0)562211007 or via email. Out-of-hours support is provided only via email.

    Please also note that we are located in France. Our normal office hours are 09:00 to 18:00 Monday to Friday. France timezone is GMT+1.



    We are very serious about our job seekers privacy so only legitimate recruiters and employers are eligible for a recruiter account. All subscriptions requests will be manually approved and recruiter accounts constantly monitored. Users who enter inaccurate or incomplete information will not gain access to post jobs or search resumes. Sharing of login details with a third party will result in the suspension of the recruiter's account with no subscription refund.
    Recruitment agencies are only eligible for a Gold package and recruitment agencies recruiting for companies already using Space Careers will not be accepted.

    To ensure you are approved, please include the following on your application:
    * The website address of your Company. Under construction websites will be rejected.
    * Email - Must end in Applications using free email accounts such as Hotmail, Yahoo or Gmail will be rejected.

    Individual exceptions can be made on a case by case basis by emailing Accounts found not to be in compliance will be deleted.

    Terms & ConditionsCopyright ©2018 Spacelinks
    Web Analytics