Latest Space News
Fri, 22 Nov 2019 19:51:52 +0000
Europe’s Ariane 6 rocket is a year away from its maiden flight, but prime contractor ArianeGroup is already preparing upgrades its says can be introduced in the launcher’s first three years of service. SpaceNews.com
Fri, 22 Nov 2019 19:50:50 +0000
Europe’s space industry won’t be able to keep its technological edge without government support, the European Space Agency concludes in a report released ahead of the Space19+ ministerial conference. SpaceNews.com
Fri, 22 Nov 2019 19:46:09 +0000
With ESA set to convene its triennial ministerial later this month, SpaceNews spoke with ESA Director General Jan Woerner about his hopes for Space19+ SpaceNews.com
Fri, 22 Nov 2019 02:46:02 +0000
As NASA adds new companies to a commercial lunar landing services program, some existing participants worry its value to them may now be diminished. SpaceNews.com
Thu, 21 Nov 2019 20:31:03 +0000
Development of spaceplanes for suborbital tourism, satellite launches and point-to-point terrestrial transportation are benefiting from advanced technology, panelists said at the Space Tech Expo Europe. SpaceNews.com
Thu, 21 Nov 2019 19:01:08 +0000
Air Force acquisition executive Will Roper said the solicitation will be amended to address GAO's concerns. SpaceNews.com
Thu, 21 Nov 2019 16:01:29 +0000
The moon has formed the isolated backdrop for a new era of space exploration. As you read this, there are teams of exploration advocates around the world striving to reach its surface. This new age is one that is being led not by spacefaring superpowers seeking to fly flags and footprints but instead by numerous private companies. SpaceNews.com
Thu, 21 Nov 2019 15:50:49 +0000
Space hardware builders say they fully expect 3D printing to revolutionize manufacturing, but cautioned that the technology is sometimes promoted without a full understanding of its pros and cons.  SpaceNews.com
Thu, 21 Nov 2019 14:46:55 +0000
German propulsion startup Morpheus Space won a U.S. Air Force Small Business Innovation Research contract and a NASA Jet Propulsion Laboratory purchase order after participating in the Techstars Starburst Space Accelerator. SpaceNews.com
Thu, 21 Nov 2019 14:03:20 +0000
Over the course of three days, attendees of the Advanced Maui Optical and Space Surveillance Technologies, or AMOS, conference agreed on a number of issues regarding space situational awareness and space traffic management, even if they don’t know how to resolve all those problems. SpaceNews.com
Thu, 21 Nov 2019 13:51:08 +0000
The International Telecommunication Union on Nov. 20 said the world’s spectrum regulators had reached consensus on milestones for constellations of satellites outside of the geosynchronous arc to preserve their spectrum rights.  SpaceNews.com
Thu, 21 Nov 2019 12:07:19 +0000
The Indian government has offered new details about what happened during its first attempt to land on the moon in September. SpaceNews.com
Thu, 21 Nov 2019 10:42:35 +0000
British aerospace company QinetiQ will use a newly expanded factory to build heat transfer experiment infrastructure for the European Space Agency under a 9 million euro ($10 million) contract, the company announced Nov. 21.  SpaceNews.com
Thu, 21 Nov 2019 10:29:55 +0000
A consortium led by Italian space company D-Orbit plans to operate a synthetic aperture radar (SAR) satellite for infrastructure monitoring. SpaceNews.com
Thu, 21 Nov 2019 08:15:24 +0000
Capella Space won a U.S. Air Force contract to adapt its commercial synthetic aperture radar (SAR) for military applications. SpaceNews.com
Thu, 21 Nov 2019 01:39:46 +0000
The first prototype of SpaceX’s next-generation launch system was damaged Nov. 20 during a tanking test, a setback the company claimed would not serious affect their development plans. SpaceNews.com
Wed, 20 Nov 2019 22:53:59 +0000
Rep. Derek Kilmer said commercial geospatial data should be used to supplement imagery from classified sources. SpaceNews.com
Wed, 20 Nov 2019 20:59:57 +0000
NASA plans to issue a call for ideas for a lunar rover that could be used by future crewed missions to the moon and, like many other elements of the Artemis program, be developed in a partnership with industry. SpaceNews.com
Wed, 20 Nov 2019 18:41:36 +0000
As United Launch Alliance prepares for the maiden flight of its Vulcan Centaur rocket, the company no longer has a clear timeline for a major second-stage upgrade.  SpaceNews.com
Wed, 20 Nov 2019 16:52:45 +0000
Feng Yang, Spacety CEO and founder, talked with SpaceNews about his plans for small synthetic aperture radar satellites and the origins of the company at the Space Tech Expo Europe.   SpaceNews.com
More space news...
19513 cvs - 689 jobs

LOOKING FOR A JOB?

  • HOME
  • POST YOUR CV
  • JOB SEARCH
  • LOOKING FOR STAFF?

  • HOME
  • REGISTER
  • CV SEARCH
  • POST JOBS
  • CV: Sr. ASIC/DSP Design Engineer, Technical Lead

    Printer Friendly


    << BACK

    Personal information
     Name:<withheld>
     Age:<withheld>
     Country:<withheld>
     Location:<withheld>
    Contact information
     Email:<withheld>
     Phone:<withheld>
     Mobile:<withheld>
    Candidate Profile
     Date Submitted:24-07-2013
     Last Modified:24-07-2013 (12:10)
    Job information
     Current job:Sr. ASIC/DSP Design Engineer, Technical Lead
     Employment Term:Permanent
     Job location:Own country
     Date available:within 2 months
     Industry:
     Keywords
    CV

     PROFESSIONAL PROFILE

    Highly motivated professional with more than 15 years of hardware engineering experience in telecom, semiconductor, aerospace and test&measurement industry.

    Executed projects range from mixed-signal ASIC design, FPGA design of real-time spectrum analysis and frequency mask triggering systems, ASIC and FPGA design of high-end GPS/Galileo/Glonass baseband receivers, ASIC prototyping by means of FPGAs for several ASICs used in Voice over IP applications, board and FPGA design for high volume, low cost modems and high-speed board design for high-end ATM based switching systems. Proven track record of successfully taking designs from architecture phase up to manufacturing release.

    Flexible and versatile engineer with excellent team building skills and talent for quickly mastering new technologies. Eager to learn. Self starter who can work with minimal supervision. 

    SKILLS

    • Matlab/Simulink /System Generator/C++ modeling of DSP algorithms and systems.
    • ASIC/FPGA specification, architecture, design and simulation in Verilog/VHDL.
    • ASIC prototyping and verification.
    • RTL Synthesis + Simulation + Static Timing Analysis: Synplify Pro and Certify (Synplicity), Modelsim (Mentor Graphics), Design Compiler, Prime Time (Synopsys).
    • Place and Route: Xilinx, Altera.
    • Board design (component selection, schematic entry, signal integrity, coordination of PCB layout, EMI/EMC, ESD, safety, test, follow-up manufacturing).
    • Pre and post layout signal integrity simulations by means of IBIS models.
    • Testing and debugging (oscilloscope, logic analyzer, pattern generator, BERT, …).

    PROFESSIONAL BACKGROUND

    Confidential (Belgium)   (Mar 2007 – Present)

    Sr. ASIC/DSP Design Engineer, Technical Lead

    As technical lead of a team working on a breakthrough high-performance A/D converter ASIC, responsible for:

    • Complete development cycle of the digital part (specification, design and modeling of digital corrections for analog impairments, bit true and cycle accurate C++ simulations, verification test plan and follow-up, prototyping on Xilinx platform, validation of silicon in system context).
    • Coordination of the technical design aspects and maintaining daily communication with the team in California that worked on the analog part of the ASIC.
    • Coaching of other team members and follow-up on contractors (VHDL coding, synthesis, verification).

    The tape-out was a big success and the ASIC is now a key component in Agilent's future spectrum analyzers. Promoted to Expert.

    The validation platform of the A/D converter was re-used to develop a complete real-time spectrum analysis and frequency mask triggering system for detecting and capturing transient signals with high probability of intercept. This involved:

    • Investigating customer requirements and defining an architecture which enables significant differentiation from competitors on the long term.
    • Specification, modeling in Simulink/System Generator, micro-architecture, design, simulation and testing.

    Part of the work was reported about in the European FP7 projects Samurai and Qosmos and were rated excellent at the review.

     

    Septentrio Satellite Navigation (Leuven, Belgium)   (Feb 2004 – Feb 2007)

    ASIC/FPGA Design Engineer

    Responsible for specification and design of a new architecture for a high-end, multi-frequency GNSS receiver ASIC.

    • Designed and simulated in VHDL multiple blocks (digital front-end with FIR filters, P/Y channel with adaptive semi-codeless controller, fast acquisition unit based on matched filter and FFT, …).
    • Prototyped a reduced channel GPS receiver in Xilinx Virtex II Pro (XC2VP40) and Virtex4 (XC4VLX40).
    • Integrated Xilinx’s MicroBlaze embedded processor with its peripherals (UART, interrupt controler,…) for test purposes and wrote C code for test applications for the embedded processor.

    The ASIC was first time right and is since then the core component of the AsteRx products.

    Responsible for the design of a new compact, low power architecture for a single frequency GPS/Galileo receiver targeted for lower cost in Xilinx Spartan3 (XC3S1000).

     

    Contracting and college (University of California Santa Cruz Extension)   (Sep 2002 –  Jan 2004)

    GlobespanVirata / iCompression (Santa Clara, California)  (Jan 2001 – Aug 2002)

    Hardware Engineer

    Responsible for ASIC prototyping for several ASICs used in VoIP applications.

    • Partitioned large complex designs among multiple FPGAs (one board had 8 Xilinx Virtex-II XC2V6000) and wrote Verilog code to support the integration and partitioning.
    • Performed synthesis, place and route, floorplanning and static timing analysis.
    • Debugged the ASIC code mapped in multiple FPGAs, in the lab with logic analyzer and oscilloscope.

    The prototyping allowed the ASIC designers to find problems in the chip, not encountered earlier during simulation, and saved over $500k for each tape-out iteration. Also, it created a platform for the DSP group to debug their software before the ASIC was available.

     

    Datax (Antwerp, Belgium)   (Jan 2000 – Dec 2000)

    Hardware Development Engineer

    Responsible for the entire development of the 2MCNV product, which provides an interface conversion between E1/T1 and X21, V35 or Ethernet.  This included:

    • Writing user requirements specification.
    • Feasibility study (board functionality, variants, physical constraints), power budget and cost analysis.
    • Evaluation of all required components and integrated circuits (analog and digital).
    • Design and simulation in VHDL (interface conversion, test loop handling,…), implemented in Altera’s MAX3000 series to achieve low cost at high volume.
    • Schematic capture, coordination of board layout and mechanical design.
    • Debug and test prototypes (EMI/EMC, ESD and compliancy tests), follow-up manufacturing.

     

    Alcatel (Antwerp, Belgium)   (Aug 1996 - Dec 1999)

    Hardware Design Engineer                                                                                                                                                   

    Designed high-speed ABCE board, which converts traffic from the broadband switch into ATM cells and extracts CBR traffic (composed of multiple E0, E1 connections), which is packed in a format suitable for narrow band. This included:

    • Feasibility study (board functionality, thermal behavior, floorplanning).
    • Writing design specification.
    • Schematic capture and follow-up board layout process.
    • Responsible for in-depth analysis of signal integrity by means of simulations and modeling (IBIS).
    • Debug and test prototypes.

    Participated in the architecture phase (feasibility study, processor evaluation,…) of high-speed ALK board, which terminates ATM cells and converts traffic towards the broadband switch. 

     

    Telkon (Antwerp, Belgium)   (Aug 1995 – Jun 1996)

    Internship + Final Thesis

    Developed and simulated a 16 QAM modem. This included the design of multiple digital filters using Matlab, and the development and implementation of several algorithms in C/C++.

     

    EDUCATIONAL BACKGROUND
     

    VLSI design engineering,University of California Santa Cruz Extension, USA. (2002-2003)

    Postgraduate degree in Telecommunications, IMEC Belgium (1997-1999)

    M.S. in Electrical Engineering, KIHO Belgium (1993-1996)

     

    Additional Training:

    Signal Processing with Simulink, Cambridge  (Dec 2011)               

    Comprehensive C++ (Doulos)  (Mar 2008)

    GPS Operation for Engineers & Technical Professionals (course 356)  (May 2005)

    EMC/EMI, TU Delft (Nov 1997)

     

    LANGUAGES

    Dutch: Mother tongue

    English: Excellent knowledge

    German: Intermediate knowledge

    French: Basic knowledge

     

    References:

    Available upon request.


    Registering is the only way of posting vacancies and obtaining contact details of candidates in our CV database.

    All it takes is a few minutes and a credit card (Visa or American Express). To sign-up to this service, simply click on the Register link and fill in the form. You will then have instant access to our system after on-line payment where you will be able to complete the transaction in either US Dollars, UK Pounds or Euros.

    All online credit/debit card transitions are handled through our secure third party payment processors at WorldPay. Worldpay are part of The Royal Bank of Scotland Group, the 5th biggest banking group in the world, WorldPay payment solutions are trusted by thousands of businesses, big and small worldwide. 

    Pricing starts at €450 (approx £400 or US$500 - use the convert tool for an exact conversion) for one month unlimited job postings and unlimited CV database access (for one user), with package discounts available if you have more permanent recruiting needs. For example, a Gold subscription will give you unlimited jobs posting and unlimited CV database access for one year at just over €250 per month!

     

    2018 Pricing Structure (excluding VAT):

    1 month - Discovery 450 euros convert
    3 months - Bronze 1150 euros convert
    6 months - Silver 1950 euros convert
    12 months - Gold 3200 euros convert

     

    If online payment is not convenient, give us a call at +33(0)622757477 or send us an email at sales@space-careers.com. We will set up an account for you and invoice you. Note that you can also pay through PayPal.

     

    Subscriptions

     

    Please note that the posting of academic positions is free of charge. All you need to do is email us your job description and we will post it for you.

     

    VAT:

    Spacelinks is based in France so the following European Union regulations regarding electronic commerce apply:
    - if your business is located outside the EU, VAT does not apply to you
    - if your business is located in France, you will be charged a 20% VAT
    - if your business is located in the EU and you don't have a valid VAT registration number, you will be charged a 20% VAT
    - if your business is located in the EU and you do have a valid VAT registration number, you won't be charged VAT provided you give us your VAT number (mandatory for invoicing)

     

    Support:

    For sales enquiries and general information, you can call us on +33(0)622757477.
    Support is available Mon-Fri on +33(0)622757477 or via email. Out-of-hours support is provided only via email.

    Please also note that we are located in France. Our normal office hours are 09:00 to 18:00 Monday to Friday. France timezone is GMT+1.

     

    Warning:

    We are very serious about our job seekers privacy so only legitimate recruiters and employers are eligible for a recruiter account. All subscriptions requests will be manually approved and recruiter accounts constantly monitored. Users who enter inaccurate or incomplete information will not gain access to post jobs or search resumes. Sharing of login details with a third party will result in the suspension of the recruiter's account with no subscription refund.

    To ensure you are approved, please include the following on your application:
    * The website address of your Company. Under construction websites will be rejected.
    * Email - Must end in @yourcompany.com. Applications using free email accounts such as Hotmail, Yahoo or Gmail will be rejected.

    Individual exceptions can be made on a case by case basis by emailing sales@space-careers.com. Accounts found not to be in compliance will be deleted.

     
    Terms & ConditionsCopyright ©2019 Spacelinks
    Web Analytics