Areas of Specialization
High Performance Computing / High-Level Synthesis (HLS)
FPGA Digital Design / Electronic Design Automation
System-on-Chip Architectures / SW/HW co-design
Fault-tolerant FPGA-based Systems / Single Event Effects Testing
Embedded Software Engineering / Real-time Operating Systems
Reconfigurable Architectures / Dynamic Partial Reconfiguration (DPR)
Ph.D. (Aug. 2014 -- June 2019)
University of New South Wales -- Computer Science and Engineering, Sydney, Australia
Thesis: High-level synthesis of triple modular redundant FPGA circuits with energy efficient error recovery mechanisms. [Online]. Available: http://handle.unsw.edu.au/1959.4/62999
• I proposed novel fault-tolerant techniques and CAD tools that mitigate radiation effects in safety-critical and high reliability FPGA-based applications. In order to test the proposed techniques and CAD tools, I designed, implemented and tested hundreds of circuits on Virtex-6 and Artix-7 FPGAs as well as Zynq-7000 SoC FPGAs.
• I had the opportunity to put into practice my expertise in fault-tolerant FPGA computing systems by developing the RUSH satellite payload (https://www.acser.unsw.edu.au/RUSH) for the UNSW QB50 project. The main purpose of the project was to test the effectiveness of fault-tolerant design techniques, such as Triple Modular Redundancy (TMR) with dynamic partial reconfiguration, on Artix-7 200T FPGAs. My main activity on the RUSH project was to develop the specifications of the payload, RTL design, as well as design verification and debugging. The RUSH payload has been sent to space twice. The first payload was deployed in Low Earth Orbit (LEO) on April 19th 2017 and re-entered the atmosphere on December 3rd 2018, while the second payload is currently operating in the International Space Station (ISS).
• Dynamic Partial Reconfiguration (DPR) on the Zynq-7000 SoC (PCAP+ARM).
• DPR on Artix-7 and Virtex-6 FPGAs (ICAP+Microblaze).
• RTL design and verification with Verilog, SystemVerilog and VHDL.
• High Level Synthesis with LegUp and TLegUp.
• Design automation with Vivado TCL and Python.
• Circuit debugging with ChipScope.
• Bitstream and essential bits analysis with Java
• Fault-injection tools to emulate configuration memory upsets with DPR in Artix-7 and Virtex-6 FPGAs as well as Zynq-7000 SoCs.
• Reliability, availability and energy consumption models.
M.Sc. (Oct. 2010 -- Oct. 2013)
University of Piraeus -- Department of Informatics, Athens, Greece
Thesis: Development of a soft-error vulnerability analysis framework for FPGA devices.
• Developed a framework to analyse the soft error vulnerability of Virtex-5 and Virtex-6 FPGA circuits.
• Developed a simulated annealing placer for Virtex-5 and Virtex-6 FPGA, which required a deep understanding of all architectural details of Xilinx FPGAs.
• EDIF, XDL, RapidSmith.
• Dynamic partial reconfiguration.
• Analysis of Xilinx bistreams and essential bits files.
B.Sc. (Sep. 2002 -- Apr. 2008)
Technological Educational Institute of Athens -- Department of Electronics, Athens, Greece
Thesis: Development of an embedded transmittance and fluorescence meter.
Research Engineer Intern (Dec. 2018 -- July 2019)
Xilinx Asia Pacific. Ltd. -- Xilinx Research Labs, Singapore
• Accelerated computational intensive functions of the Hyperledger Fabric blockchain framework with PCIe FPGA boards (Kintex Ultrascale FPGAs). The acceleration platform was developed with Xilinx SDAccel and Golang.
• High-performance computing, SW/HW partitioning, HLS, SDAcell.
• Blockchain, cryptography, socket programming.
Research Engineer (Mar. 2014 -- Jul. 2014)
University of Piraeus -- Embedded Systems Lab (http://eslab.cs.unipi.gr), Athens, Greece
• Worked on the so-called ``Validation of Time and Space Partitioning (TSP) architectures in emerging space-craft/satellite on-board applications'' project. In this work, I ported the XtratuM hypervisor (https://fentiss.com/products/hypervisor) on a LEON3 soft-processor, which was implemented on a Xilinx Virtex-5 FPGA. Two bare-metal C applications, a FreeRTOS application and a Linux-based application were developed and hosted on the XtratuM hypervisor.
• Real-time operating systems, FreeRTOS.
• Safety-critical and security-critical aerospace applications.
• Bare-metal hypervisors, XtratuM hypervisor.
• Multiple Independent Levels of Security/Safety (MILS) architectures.
Electronics Engineer (May 2010 -- Feb. 2014)
National Observatory of Athens -- Geodynamics Institute (http://www.noa.gr), Athens, Greece
• Developed embedded systems to remotely control and monitor unattended scientific equipment (e.g., seismometers, magnetometers) and network devices (e.g., satellite modems) on communication failures. This project increased the availability of these remote stations and also reduced the cost of their maintenance.
• Developed embedded systems and Linux-based services for the following national projects:
• Hellenic geomagnetic array (http://enigma.space.noa.gr).
• Hellenic national tsunami warning center (http://hl-ntwc.gein.noa.gr).
• Hellenic national seismic network (http://bbnet.gein.noa.gr).
• Acropolis restoration service. (https://accelnet.gein.noa.gr/acropolis-array).
• All-around working experience, such as development of low-power embedded systems, PCBs, data acquisition systems, Linux-based services.
Electronics Engineer (Sep. 2009 -- Apr. 2010)
Adicon Industrial Automation, Athens, Greece
• Industrial automation system architect consultant.
Mandatory National Service (Aug. 2008 -- Aug. 2009)
Hellenic Army, Greece
Electronics Engineer Intern (May. 2007 -- Oct. 2007)
Elecromagnetic Variations Research Laboratory, Athens, Greece
• RS-232 to Ethernet converter.
• Low-cost transmittance and fluorescence meter.
• PCB design, circuit simulation.
• Embedded systems design, digital signal processing, Fast Fourier Transform (FFT Radix-2) on AVR-8bit MCU.
Tutor (Q2, 2014 -- 2017)
University of New South Wales, Sydney, Australia
• Digital circuits and systems (COMP3222).
• VHDL, Intel FPGAs, Digital circuit design.
Tutor (Q1, Q2, 2009 -- 2010)
Technological Educational Institute of Athens, Athens, Greece
• Microcontrollers and embedded systems.
• x86 & AVR 8-bit MCU architectures.
• Assembly, embedded C.
• Communication protocols, e.g., RS-232, RS-485, I2C, SPI.
Postgraduate Research Support Scheme (PRSS) for Conference Travelling. (2016)
Australian Postgraduate Award (APA) Scholarship for Study Towards a Ph.D. (2014)
• I value honest and loyal people and I try to be one of them.
• I am always motivated to grow and learn. Staying still is my worst enemy.
• Having worked in various companies and organisations, as well as, having lived in three different countries (Greece, Australia and Singapore) has transformed me into a highly flexible and adaptable person.
• I love nature, rock climbing, diving and piloting small planes.
Papers in Refereed Journals:
 D. Agiakatsikas, E. Cetin, O. Diessel, "FMER: an energy efficient error recovery methodology for SRAM-based FPGA designs'', IEEE Transactions on Aerospace and Electronic Systems (TAES), 2018, vol. 54, no. 6, pp. 2695--2712. [Online]. Available: https://doi.org/10.1109/taes.2018.2828201
 Z. Zhao, N. T. H. Nguyen, D. Agiakatsikas, G. Lee, E. Cetin and O. Diessel, "Fine-grained module-based error recovery in FPGA-based TMR Systems'', ACM Reconfigurable Technology and Systems (TRETS), vol. 11, no. 1, March 2018, pp. 4:1--4:23. [Online]. Available: https://doi.org/10.1145/3173549
 N. T. H. Nguyen, D. Agiakatsikas, Z. Zhao, T.Wu, E. Cetin, O. Diessel, and L. Gong, "Reconfiguration control networks for FPGA-based TMR systems with modular error recovery,'' in Microprocessors and Microsystems, 2018, pp. 86--95. [Online]. Available: https://doi.org/10.1016/j.micpro.2018.04.006
Papers in Refereed Conference Proceedings:
 D. Agiakatsikas, G. Lee, T. Mitchell, E. Cetin and O. Diessel, "From C to fault-tolerant FPGA-based systems'', in IEEE International Symposium on Field Programmable Custom Computing Machines (FCCM), Boulder, CA, 2018, pp. 1--1 [Online]. Available: https://doi.org/10.1109/FCCM.2018.00046
 G. Lee, D. Agiakatsikas, T. Wu, E. Cetin and O. Diessel, "TLegUp: A TMR code generation tool for SRAM-Based FPGA applications using HLS'', in IEEE International Symposium on Field Programmable Custom Computing Machines (FCCM), Napa, CA, 2017, pp. 129--132. [Online]. Available: https://doi.org/10.1109/fccm.2017.57
 L. Gong, A. Kroh, D. Agiakatsikas, N. T. H. Nguyen, E. Cetin and O. Diessel, "Reliable SEU monitoring and recovery using a programmable configuration controller'', International Conference on Field Programmable Logic and Applications (FPL), Ghent, 2017, pp. 1-6. [Online]. Available: https://doi.org/10.23919/fpl.2017.8056798
 D. Agiakatsikas, E. Cetin, and O. Diessel, "FMER: A hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs'', in International Conference on Field Programmable Logic and Applications (FPL), Lausanne, 2016, pp. 1-4. [Online]. Available: https://doi.org/10.1109/FPL.2016.7577339
 D. Agiakatsikas, N. T. H. Nguyen, Z. Zhao, T.Wu, E. Cetin, O. Diessel, and L. Gong, "Reconfiguration control networks for TMR systems with module-based recovery,'' in IEEE International Symposium on Field Programmable Custom Computing Machines (FCCM), Washington DC, 2016, pp. 88--91. [Online]. Available: https://doi.org/10.1109/fccm.2016.30
 G. Z. Zhao, D. Agiakatsikas, N. T. H. Nguyen, E. Cetin and O. Diessel, "Fine-grained module-based error recovery in FPGA-based TMR systems'', International Conference on Field-Programmable Technology (FPT), Xi'an, 2016, pp. 101-108. [Online]. Available: https://doi.org/10.1109/fpt.2016.7929433
 N. T. H. Nguyen, D. Agiakatsikas, E. Cetin and O. Diessel, "Dynamic scheduling of voter checks in FPGA-based TMR systems'', International Conference on Field-Programmable Technology (FPT), Xi'an, 2016, pp. 169-172. [Online]. Available: https://doi.org/10.1109/fpt.2016.7929525
 L. Gong, T. Wu, N.T.H. Nguyen, D. Agiakatsikas, Z. Zhao, E. Cetin and O. Diessel, "A programmable configuration controller for fault-tolerant applications'', International Conference on Field-Programmable Technology (FPT), Xi'an, 2016, pp. 117-124. [Online]. Available: https://doi.org/10.1109/fpt.2016.7929515
 A. Sari, D. Agiakatsikas and M. Psarakis, "A Soft Error Vulnerability Analysis Framework for Xilinx FPGAs'', ACM/SIGDA International Symposium on Field-programmable Gate Arrays (FPGA), Monterey, CA, 2016, pp. 237-240. [Online]. Available: https://doi.org/10.1145/2554688.2554767
Leadership and Services
Reviewer Services for Journals:
• ACM Reconfigurable Technology and Systems (TRETS)
• Microprocessors and Microsystems
Reviewer Services for Conference Proceedings}]:
• IEEE International Symp. on Field Programmable Custom Computing Machines (FCCM)
• International Conference on Field-Programmable Technology (FPT)
• International Conference on Field Programmable Logic and Applications (FPL)
• IEEE International New Circuits and Systems Conference (NEWCAS)
Co-supervision Service for B.Sc. and M.Sc. Students:
• University of New South Wales -- Computer Science and Engineering
Registering is the only way of posting vacancies and obtaining contact details of candidates in our CV database.
All it takes is a few minutes and a credit card (Visa or American Express). To sign-up to this service, simply click on the Register link and fill in the form. You will then have instant access to our system after on-line payment where you will be able to complete the transaction in either US Dollars, UK Pounds or Euros.
All online credit/debit card transitions are handled through our secure third party payment processors at WorldPay. Worldpay are part of The Royal Bank of Scotland Group, the 5th biggest banking group in the world, WorldPay payment solutions are trusted by thousands of businesses, big and small worldwide.
Pricing starts at €450 (approx £400 or US$500 - use the convert tool for an exact conversion) for one month unlimited job postings and unlimited CV database access (for one user), with package discounts available if you have more permanent recruiting needs. For example, a Gold subscription will give you unlimited jobs posting and unlimited CV database access for one year at just over €250 per month!
2019 Pricing Structure (excluding VAT):
|1 month - Discovery||450 euros||convert|
|3 months - Bronze||1150 euros||convert|
|6 months - Silver||1950 euros||convert|
|12 months - Gold||3200 euros||convert|
If online payment is not convenient, give us a call at +33(0)622757477 or send us an email at email@example.com. We will set up an account for you and invoice you. Note that you can also pay through PayPal.
Please note that the posting of academic positions is free of charge. All you need to do is email us your job description and we will post it for you.
Spacelinks is based in France so the following European Union regulations regarding electronic commerce apply:
- if your business is located outside the EU, VAT does not apply to you
- if your business is located in France, you will be charged a 20% VAT
- if your business is located in the EU and you don't have a valid VAT registration number, you will be charged a 20% VAT
- if your business is located in the EU and you do have a valid VAT registration number, you won't be charged VAT provided you give us your VAT number (mandatory for invoicing)
For sales enquiries and general information, you can call us on +33(0)622757477.
Support is available Mon-Fri on +33(0)622757477 or via email. Out-of-hours support is provided only via email.
Please also note that we are located in France. Our normal office hours are 09:00 to 18:00 Monday to Friday. France timezone is GMT+1.
We are very serious about our job seekers privacy so only legitimate recruiters and employers are eligible for a recruiter account. All subscriptions requests will be manually approved and recruiter accounts constantly monitored. Users who enter inaccurate or incomplete information will not gain access to post jobs or search resumes. Sharing of login details with a third party will result in the suspension of the recruiter's account with no subscription refund.
Recruitment agencies are only eligible for a Gold package and recruitment agencies recruiting for companies already using Space Careers will not be accepted.
To ensure you are approved, please include the following on your application:
* The website address of your Company. Under construction websites will be rejected.
* Email - Must end in @yourcompany.com. Applications using free email accounts such as Hotmail, Yahoo or Gmail will be rejected.
Individual exceptions can be made on a case by case basis by emailing firstname.lastname@example.org. Accounts found not to be in compliance will be deleted.