Provide senior support to Parts Program Management in the selection, acquisition, evaluation, testing, reliability, specification, and application of Semiconductor Devices and Microcircuits such as field programmable gate arrays (FPGA), application specific integrated circuits (ASIC), microprocessors, peripheral devices, and memories.
Ph.D. Electrical & Computer Engineering, University of Southern California
M.S. Electrical & Computer Engineering, University of Southern California
B.S. Electrical & Computer Engineering, University of Tehran
Joined the Jet Propulsion Laboratory (JPL/NASA) in 2001 as a Senior Member of the Parts Engineering Group of the Electronic Parts Engineering Office. Published more than 60-refereed papers, including a chapter of a text and several manuscripts. Member of the NASA Electronic Parts and Packaging (NEPP) Program. Task manager on numerous R&D research projectssponsored by JPL,NEPP, and NASA Research and Technology Development (R&TD). Supported all JPL/NASA projects as Senior VLSI specialist.Served as JPL representative to the Government-Industry Data Exchange Program (GIDEP) and JPL ALERT coordinator. Prepared and coordinated revisions to the JPL Preferred Parts List for Parts Engineering Group. Assisted Parts Acquisition Group in tracking of integrated circuit acquisition for several JPL/NASA projects.
Member of the QML Microcircuit Audit team for QML Class Q, V products (DLA aka DSCC)NASA designated Expert on EEE Parts Engineering on Space Flight Microelectronic Hardware. Team member in the revitalization of Standard Parts Program, helped re-write MIL-PRF-38535 Revision H, reviewer of several SMDs for Monolithic Microcircuits.Member of NASA EEE Parts Assurance Group (NEPAG), a joint partnership of seven NASA Centers and other international Space agencies. Responsibilities include attending weekly level 2 program telecons with the worldwide Space Community for NASA. Representing NASA on DSCC audits of suppliers and mannufacturers, while supporting JPL/NASA flight projects.
Contributed to practically every mission that JPL as well as other NASA centres have launched in the past several years, as technical task manager and Senior FPGA/ASIC Specialist. Contributed to several NASA/JPL programs, including Mars Odyssey, Stardust, X-2000, MER, MRO, Cloud Sat, MTO, MSL, OSTM, Aquarius, Dawn, Wise, NuStar, AMT, Kepler, Phoenix, MSL, and Juno. Area of research includes VLSI design automation, FPGA/ASIC design, design for testability and reliability.Membember of a task group assigned to define new Class-Y for non-hermetic Ceramic Flip-Chips for Space applications.
2001-2011 Senior VLSI Specialist, Electronics Parts Engineering Section, JPL/NASA, Pasadena, CA .
2006-2011 PI, "Low Power ASIC Design Methodology and Implementation," Northrop Grumman Corp., Woodland Hills, CA
1998-2001 “Reliable and Low Cost Microelectronics for Deep Space”, JPL/NASA
1996-1997 "Fault Tolerant Mission Manager for Autonomous UAVs", Lockheed Martin Skunk Works, Palmdale, CA
1994-1994 NASA/CALTECH Faculty Fellowship, Neural Network and Robotics Section, "VHDL Modeling of ASIC Design for Testability, Fault Tolerant Digital systems and massively parallel processing", JPL/NASA, Pasadena, CA
1993-1993 NASA/CALTECH Faculty Fellowship , "Behavioral Description of ASIC for Micro-Rover Project", JPL/NASA, Pasadena, CA
1991-Present Professor, Department of Electrical & Computer Engineering, California State University of Northridge Teaching undergraduate and graduate courses in the area of Computer System & Design Automation, Testing, Fault Tolerant Systems. Research on ASIC/FPGA design and design for testability.
1992-1995 Graduate Coordinator, Department of Electrical & Computer Engineering, California State University of Northridge
1984-2003 Adjunct Professor, Department of Electrical & Computer Engineering, University of Southern California.
HONORARY MEMBERSHIPS AND AWARDS
Published more than 60-refereed papers, including a chapter of a text and several manuscripts. Examples include:
R. Roosta, “FPGA/ASIC for Space Applications,” 14th International Commercialization of Military and Space Electronics Conference and Exhibition (CMSE), Los Angeles, CA, February 8-11, 2010.
R. Roosta, “Qualification & Screening Issues of Xilinx Virtex-4 FPGAs for Space Applications,” 11th IEEE Microelectronics Reliability and Qualification Workshop (MRQW), Manhattan Beach, CA, December 8-9, 2009.
R. Roosta, “FPGA and ASIC Qualification for Space Applications,” 10th IEEE Microelectronics Reliability and Qualification Workshop (MRQW), Manhattan Beach, CA, December 2-3, 2008.
R. Roosta et al, "A Dynamic Platform for Reliability Test of Reprogrammable Xilinx FPGAs,”
11th International Commercialization of Military and Space Electronics Conference and Exhibition (CMSE), Los Angeles, CA, March 12-15, 2007.
R. Roosta,”Xilinx SRAM Based FPGA Testing, Testability, and Reliability Issues,” New Electronic Technologies and Insertion into Flight Programs Workshop NASA/GSF, Greenbelt, MD, January 30- February 1, 2007.
(Invited Paper) R.Roosta et al, “A Dynamic Platform for Reliability and Environmental Test of Reprogrammable Xilinx Virtex-II 3000 FPGA,”3rd WSEAS/IASME International Conference on Electro Science & Technology for Naval Engineering, Vouliagmeni, Athens, Greece July 11-15, 2006.
R. Roosta etal "Virtex-II 3000 Dynamic Test Platform with GUI based Software Automation " 7th International Conference on Military and Aerospace Applicatins (MAPLD),Washington DC, September 8-11, 2004.
R. Roosta et al "A comparative radiation study of Actel antifuse -based and Xilinx SRAM- based FPGAs for Space Applications" ,7th International Conference on Military and Aerospace Applicatins (MAPLD) Washington DC , September 8-11 2004.
Registering is the only way of posting vacancies and obtaining contact details of candidates in our CV database.
All it takes is a few minutes and a credit card (Visa or American Express). To sign-up to this service, simply click on the Register link and fill in the form. You will then have instant access to our system after on-line payment where you will be able to complete the transaction in either US Dollars, UK Pounds or Euros.
All online credit/debit card transitions are handled through our secure third party payment processors at WorldPay. Worldpay are part of The Royal Bank of Scotland Group, the 5th biggest banking group in the world, WorldPay payment solutions are trusted by thousands of businesses, big and small worldwide.
Pricing starts at €450 (approx £400 or US$500 - use the convert tool for an exact conversion) for one month unlimited job postings and unlimited CV database access (for one user), with package discounts available if you have more permanent recruiting needs.
2022 Pricing Structure (excluding VAT):
|1 month - Discovery||450 euros||convert|
|3 months - Bronze||1150 euros||convert|
If online payment is not convenient, give us a call at +33(0)622757477 or send us an email at firstname.lastname@example.org. We will set up an account for you and invoice you, but in this case, access to our website will be granted only after payment has been received. Note that you can also pay through PayPal.
Please note that the posting of academic positions is free of charge. All you need to do is email us your job description and we will post it for you.
Spacelinks is based in France so the following European Union regulations regarding electronic commerce apply:
- if your business is located outside the EU, VAT does not apply to you
- if your business is located in France, you will be charged a 20% VAT
- if your business is located in the EU and you don't have a valid VAT registration number, you will be charged a 20% VAT
- if your business is located in the EU and you do have a valid VAT registration number, you won't be charged VAT provided you give us your VAT number (mandatory for invoicing)
For sales enquiries and general information, you can call us on +33(0)622757477.
Support is available Mon-Fri on +33(0)622757477 or via email. Out-of-hours support is provided only via email.
Please also note that we are located in France. Our normal office hours are 09:00 to 18:00 Monday to Friday. France timezone is GMT+1.
We are very serious about our job seekers privacy so only legitimate recruiters and employers are eligible for a recruiter account. All subscriptions requests will be manually approved and recruiter accounts constantly monitored. Users who enter inaccurate or incomplete information will not gain access to post jobs or search resumes. Sharing of login details with a third party will result in the suspension of the recruiter's account with no subscription refund.
To ensure you are approved, please include the following on your application:
* The website address of your Company. Under construction websites will be rejected.
* Email - Must end in @yourcompany.com. Applications using free email accounts such as Hotmail, Yahoo or Gmail will be rejected.
Individual exceptions can be made on a case by case basis by emailing email@example.com. Accounts found not to be in compliance will be deleted.